Skip to content

Actions: Dillonb/dgbir

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
157 workflow runs
157 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
This doesn't belong in this module Cargo Build and Test #99: Commit e0aa11c pushed by Dillonb
1m 37s main
main
1m 37s
nixfmt --strict flake.nix Cargo Build and Test #98: Commit 0c77027 pushed by Dillonb
5m 1s main
main
5m 1s
x64 convert s8 -> s32, s16 -> s32 Cargo Build and Test #97: Commit 7fa7b5d pushed by Dillonb
2m 13s main
main
2m 13s
More cases for arm64 Cargo Build and Test #96: Commit f6debd3 pushed by Dillonb
6m 19s main
main
6m 19s
More cases Cargo Build and Test #95: Commit c4a198b pushed by Dillonb
2m 56s main
main
2m 56s
Support disassembling mips Cargo Build and Test #94: Commit 727e47b pushed by Dillonb
2m 6s main
main
2m 6s
Add signed 128 bit integer type Cargo Build and Test #93: Commit e84daf2 pushed by Dillonb
1m 43s main
main
1m 43s
Convert S64 to U32 in aarch64 compiler Cargo Build and Test #92: Commit 2cd2b37 pushed by Dillonb
1m 46s main
main
1m 46s
Create a regalloc_graphcolor function in preparation for multiple reg… Cargo Build and Test #91: Commit 56deb05 pushed by Dillonb
6m 17s main
main
6m 17s
Float absolute value on x64 Cargo Build and Test #90: Commit 5450f4e pushed by Dillonb
5m 12s main
main
5m 12s
Convert S64 to U32 Cargo Build and Test #89: Commit 1516948 pushed by Dillonb
6m 7s main
main
6m 7s
U64 constants on x64 Cargo Build and Test #88: Commit dca57ab pushed by Dillonb
4m 58s main
main
4m 58s
Zero upper bits when appropriate in a better way Cargo Build and Test #87: Commit 7fe60fc pushed by Dillonb
9m 40s main
main
9m 40s
cvttsd2si Cargo Build and Test #86: Commit c973462 pushed by Dillonb
1m 58s main
main
1m 58s
Oops Cargo Build and Test #85: Commit f5deea2 pushed by Dillonb
1m 50s main
main
1m 50s
Zero out dest reg in more cases Cargo Build and Test #84: Commit 0736cb2 pushed by Dillonb
6m 30s main
main
6m 30s
Zero out dest regs Cargo Build and Test #83: Commit 6b8680c pushed by Dillonb
6m 35s main
main
6m 35s
Use unsigned setCC instructions for float compares on x86, implement … Cargo Build and Test #82: Commit 26ae66e pushed by Dillonb
1m 32s main
main
1m 32s
Actually, don't zero this here Cargo Build and Test #81: Commit a62d93b pushed by Dillonb
1m 46s main
main
1m 46s
Zero regs before using setCC Cargo Build and Test #80: Commit 112959f pushed by Dillonb
6m 18s main
main
6m 18s
ADd cargo-oudated Cargo Build and Test #79: Commit 613f3b2 pushed by Dillonb
4m 32s main
main
4m 32s
update dependencies Cargo Build and Test #78: Commit f873d52 pushed by Dillonb
4m 48s main
main
4m 48s
cvtss2si -> cvttss2si Cargo Build and Test #77: Commit 4f32dd1 pushed by Dillonb
5m 51s main
main
5m 51s
Fix aarch64 compiler Cargo Build and Test #76: Commit 3260401 pushed by Dillonb
6m 8s main
main
6m 8s
create RegisterIndex type and get rid of a ton of casting Cargo Build and Test #75: Commit f6951b9 pushed by Dillonb
1m 18s main
main
1m 18s